	Туре	L #	Hits	Search Text	DBs
1	BRS	L1	741	multiple same level same cach\$	USPAT
2	BRS	L2	803	ll same cache	USPAT
3	BRS	L3	1185	12 same cache	USPAT
4	BRS	L4	166	monitor\$ same cache same activity	USPAT
5	BRS	L5	35	high same level same load same queue	USPAT
6	BRS	L6	339	reload same buffer\$1	USPAT
7	BRS	L ⁷	4221	register same load same bus	USPAT
8	BRS	T8	1052	cache same load same bus	USPAT
9	BRS	L9	225	1 and 2	USPAT
10	BRS	L10	204	9 and 3	USPAT
11	BRS	L11	6	4 and 10	USPAT
12	BRS	L12	0	11 and 5	USPAT
13	BRS	L13	0	11 and 6	USPAT
14	BRS	L14	76	6 and 7	USPAT
15	BRS	L15	43	8 and 14	USPAT
16	BRS	L16	6	2 and 15	USPAT
17	BRS L17 5 3 and 16 USPAT		USPAT		

•

	Time Stamp	Comments	Error Definition	Errors
1	2000/12/15 18:59			0
2	2000/12/15 18:59			0
3	2000/12/15 18:59			0
4	2000/12/15 19:00			0
5	2000/12/15 19:00			0
6	2000/12/15 19:00			0
7	2000/12/15 19:01			0
8	2000/12/15 19:01			0
9	2000/12/15 19:01			0
10	2000/12/15 19:01			0
11	2000/12/15 19:01			0
12	2000/12/15 19:01			0
13	2000/12/15 19:02			0
14	2000/12/15 19:02			0
15	2000/12/15 19:02		~	0
16	2000/12/15 19:02			0
17	2000/12/15 19:02			О

Most Frequently Occurring Classifications of Patents Returned From A Search of 09340074 on November 08, 2000

Combined Classifications

	(2 OR, 15 XR)
Class 71	1: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY
711/100	CONTROL OF THE CONTROL OF
711/100	
711/117	
7117110	outiming
	(3 OR, 9 XR)
Class 7	11: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
	SYSTEMS: MEMORY
711/100	
711/117	
711/118	
711/141	•
711/144	Cache status data bit
12 712/215	(2 OR, 10 XR)
Class 7	12: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
	SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION
	PROCESSING
712/214	INSTRUCTION ISSUING
712/215	.Simultaneous issuance of multiple instructions
10 710/02	(1 OP 11 VP)
	(1 OR, 11 XR) 12: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
Class /	SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION
	PROCESSING ARCHITECTURES THE INSTRUCTION OF THE PROCESSING
712/1	PROCESSING ARCHITECTURE
712/1	.Superscalar
712,23	Supersoului
11 711/122	(4 OR, 7 XR)
Class 7	11: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
	SYSTEMS: MEMORY
711/100	
711/117	
711/118	
711/119	
711/122	Hierarchical caches
•	•

```
10 711/141 (5 OR, 5 XR)
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
    711/100
                STORAGE ACCESSING AND CONTROL
    711/117
                .Hierarchical memories
                ..Caching
    711/118
                ...Coherency
    711/141
9 711/119
          (2 OR, 7 XR)
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
    711/100
                .Hierarchical memories
    711/117
                ..Caching
    711/118
                ...Multiple caches
    711/119
            (0 \text{ OR}, 9 \text{ XR})
9 711/145
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                 STORAGE ACCESSING AND CONTROL
    711/100
                .Hierarchical memories
    711/117
                ..Caching
    711/118
                ...Coherency
    711/141
                 ....Access control bit
    711/145
            (2 OR, 6 XR)
8 711/146
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                 STORAGE ACCESSING AND CONTROL
    711/100
                 .Hierarchical memories
    711/117
    711/118
                 ..Caching
                 ...Coherency
    711/141
                 ....Snooping
    711/146
 7 711/143
            (2 OR, 5 XR)
     Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                 STORAGE ACCESSING AND CONTROL
    711/100
                 .Hierarchical memories
     711/117
     711/118
                 ..Caching
                 ...Coherency
     711/141
                 ....Write-back
     711/143
            (4 OR, 3 XR)
 7 712/210
     Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
```

	,	SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING
	712/209	.Decoding instruction to accommodate plural
		instruction interpretations (e.g., different dialects,
	710/010	languages, emulation, etc.)
	712/210	.Decoding instruction to accommodate variable length instruction or operand
		length histraction of operand
7		(5 OR, 2 XR)
	Class 71	2: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
		SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING
	712/216	DYNAMIC INSTRUCTION DEPENDENCY CHECKING,
	712/210	MONITORING OR CONFLICT RESOLUTION
	712/218	.Commitment control or register bypass
_	-11/100	(4.00, 4.470)
5		(4 OR, 1 XR) 1: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
	Class / I	SYSTEMS: MEMORY
	711/100	
	711/117	·
	711/118	Caching
	711/128	Associative
5	711/133	(3 OR, 2 XR)
,		1: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
		SYSTEMS: MEMORY
	711/100	STORAGE ACCESSING AND CONTROL
	711/117	
	711/118	
	711/133	Entry replacement strategy
5	711/137	
	Class 71	11: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
	511 (100	SYSTEMS: MEMORY
	711/100 711/117	
	711/117	
	711/113	
	, 11, 15,	
5		(0 OR, 5 XR)
	Class 7	11: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
	711/100	SYSTEMS: MEMORY STOPACE ACCESSING AND CONTROL
	711/100 711/147	
	/11/14/	.Shared memory area

5 711/202 (2 OR, 3 XR) Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY ADDRESS FORMATION 711/200 .Address mapping (e.g., conversion, 711/202 translation) (0 OR, 5 XR) 5 712/200 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** ARCHITECTURE BASED INSTRUCTION PROCESSING 712/200 (0 OR, 5 XR)5 712/207 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** 712/205 INSTRUCTION FETCHING .Prefetching 712/207 5 712/213 (2 OR, 3 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** .Decoding instruction to accommodate plural 712/209 instruction interpretations (e.g., different dialects, languages, emulation, etc.) .Predecoding of instruction component 712/213 5 712/228 (2 OR, 3 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING CONTROL 712/220 .Context preserving (e.g., context swapping, 712/228 checkpointing, register windowing 4 711/131 (2 OR, 2 XR) Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING **SYSTEMS: MEMORY** STORAGE ACCESSING AND CONTROL 711/100 .Hierarchical memories 711/117 711/118 .. Caching ...Multiport cache

711/131

4 711/213 (3 OR, 1 XR) Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY ADDRESS FORMATION 711/200 .Generating prefetch, look-ahead, jump, or 711/213 predictive address 4 711/3 (0 OR, 4 XR)Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY ADDRESSING COMBINED WITH SPECIFIC MEMORY 711/1 **CONFIGURATION OR SYSTEM** .Addressing cache memories 711/3 4 712/204 (3 OR, 1 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** 712/204 INSTRUCTION ALIGNMENT 3 709/108 (1 OR, 2 XR)Class 709: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COORDINATING TASK MANAGEMENT OR CONTROL 709/100 .Process scheduling 709/102 .. Multitasking, time sharing 709/107 ...Context switching 709/108 (0 OR, 3 XR)3 711/113 Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL 711/100 .Specific memory composition 711/101 .. Accessing dynamic storage device 711/111 ...Direct access storage device (DASD) 711/112Caching 711/113 3 711/117 (0 OR, 3 XR)Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL 711/100 .Hierarchical memories 711/117 (0 OR, 3 XR)3 711/123 Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING

```
SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
   711/100
                .Hierarchical memories
   711/117
                ..Caching
   711/118
                ...Multiple caches
   711/119
                ....User data cache and instruction data cache
   711/123
           (0 OR, 3 XR)
3 711/124
   Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
   711/100
                .Hierarchical memories
   711/117
                ..Caching
   711/118
                ...Multiple caches
   711/119
                ....Cross-interrogating
   711/124
           (2 OR, 1 XR)
3 711/129
   Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
    711/100
    711/117
                .Hierarchical memories
                ..Caching
    711/118
                ...Partitioned cache
    711/129
            (1 OR, 2 XR)
3 711/130
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
    711/100
                .Hierarchical memories
    711/117
    711/118
                ..Caching
                ...Shared cache
    711/130
            (0 \text{ OR}, 3 \text{ XR})
3 711/138
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                 STORAGE ACCESSING AND CONTROL
    711/100
                 .Hierarchical memories
    711/117
                 ..Caching
    711/118
                 ... Cache bypassing
    711/138
3 711/171
            (2 OR, 1 XR)
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
            SYSTEMS: MEMORY
                 STORAGE ACCESSING AND CONTROL
    711/100
```

711/170 .Memory configuring .. Based on data size 711/171 (1 OR, 2 XR)3 711/201 Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY ADDRESS FORMATION 711/200 .Slip control, misaligning, boundary alignment 711/201 (0 OR, 3 XR) 3 711/204 Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY ADDRESS FORMATION 711/200 .Address mapping (e.g., conversion, 711/202 translation) .. Virtual addressing 711/203 ...Predicting, look-ahead 711/204 3 712/217 (0 OR, 3 XR)Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** DYNAMIC INSTRUCTION DEPENDENCY CHECKING, 712/216 MONITORING OR CONFLICT RESOLUTION .Scoreboarding, reservation station, or 712/217 aliasing (2 OR, 1 XR) 3 712/24 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING ARCHITECTURE 712/1 712/24 .Long instruction word 3 712/34 (1 OR, 2 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING PROCESSING ARCHITECTURE 712/1 .Microprocessor or multichip or multimodule 712/32 processor having sequential program control ..Including coprocessor 712/34 2 345/501 (1 OR, 1 XR)

Class 345: COMPUTER GRAPHICS PROCESSING, OPERATOR INTERFACE PROCESSING, AND SELECTIVE VISUAL DISPLAY **SYSTEMS** COMPUTER GRAPHIC PROCESSING SYSTEM 345/501 2 345/520 (1 OR, 1 XR) Class 345: COMPUTER GRAPHICS PROCESSING, OPERATOR INTERFACE PROCESSING, AND SELECTIVE VISUAL DISPLAY **SYSTEMS** COMPUTER GRAPHIC PROCESSING SYSTEM 345/501 .Interface (e.g., controller) 345/520 (1 OR, 1 XR) 2 710/260 Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT 710/260 INTERRUPT PROCESSING 2 711/120 (0 OR, 2 XR)Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY 711/100 STORAGE ACCESSING AND CONTROL 711/117 .Hierarchical memories ..Caching 711/118 ...Multiple caches 711/119Parallel caches 711/120 2 711/139 (0 OR, 2 XR) Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL 711/100 711/117 .Hierarchical memories ..Caching 711/118 ...Cache bypassing 711/138No-cache flags 711/139 2 711/140 (0 OR, 2 XR)Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING . **SYSTEMS: MEMORY** STORAGE ACCESSING AND CONTROL 711/100 .Hierarchical memories 711/117 .. Caching 711/118 ... Cache pipelining 711/140 2 711/150 (1 OR, 1 XR)Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING

```
SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
   711/100
                .Shared memory area
   711/147
                ..Simultaneous access regulation
   711/150
2 711/154
           (1 OR, 1 XR)
   Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
   711/100
    711/154
                .Control technique
2 711/155
           (0 OR, 2 XR)
   Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
    711/100
    711/154
                .Control technique
                ..Read-modify-write (RMW)
    711/155
           (0 OR, 2 XR)
2 711/158
   Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
    711/100
    711/154
                .Control technique
                ..Prioritizing
    711/158
2 711/168
           (0 OR, 2 XR)
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                STORAGE ACCESSING AND CONTROL
    711/100
                .Access timing
    711/167
    711/168
                .. Concurrent accessing
2 711/206
           (0 OR, 2 XR)
    Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
           SYSTEMS: MEMORY
                ADDRESS FORMATION
    711/200
                .Address mapping (e.g., conversion,
    711/202
             translation)
    711/203
                ..Virtual addressing
                ...Translation tables (e.g., segment and page
    711/206
            table or map)
2 711/207
           (1 OR, 1 XR)
```

Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING

SYSTEMS: MEMORY

711/200 ADDRESS FORMATION 711/202 .Address mapping (e.g., conversion, translation) 711/203 ..Virtual addressing ...Translation tables (e.g., segment and page 711/206 table or map) 711/207Directory tables (e.g., DLAT, TLB) (0 OR, 2 XR)2 711/210 Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING **SYSTEMS: MEMORY** ADDRESS FORMATION 711/200 711/202 .Address mapping (e.g., conversion, translation) ..Resolving conflict, coherency, or synonym 711/210 problem 2 712/205 (2 OR, 0 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** INSTRUCTION FETCHING 712/205 2 712/206 (0 OR, 2 XR)Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** 712/205 INSTRUCTION FETCHING 712/206 .Of multiple instructions simultaneously (1 OR, 1 XR) 2 712/208 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** INSTRUCTION DECODING (E.G., BY 712/208 MICROINSTRUCTION, START ADDRESS GENERATOR, HARDWIRED) (0 OR, 2 XR) 2 712/212 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** .Decoding instruction to accommodate plural 712/209 instruction interpretations (e.g., different dialects, languages, emulation, etc.) .Decoding by plural parallel decoders 712/212

(0 OR, 2 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** DYNAMIC INSTRUCTION DEPENDENCY CHECKING, 712/216 MONITORING OR CONFLICT RESOLUTION 2 712/234 (1 OR, 1 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** 712/220 PROCESSING CONTROL .Branching (e.g., delayed branch, loop control, 712/233 branch predict, interrupt) .. Conditional branching 712/234 (0 OR, 2 XR)2 712/237 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** 712/220 PROCESSING CONTROL .Branching (e.g., delayed branch, loop control, 712/233 branch predict, interrupt) .. Conditional branching 712/234 ...Prefetching a branch target (i.e., look 712/237 ahead) 2 712/239 (0 OR, 2 XR)Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING CONTROL 712/220 .Branching (e.g., delayed branch, loop control, 712/233 branch predict, interrupt) .. Conditional branching 712/234 ...Branch prediction 712/239 2 712/240 (2 OR, 0 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING CONTROL 712/220 .Branching (e.g., delayed branch, loop control, 712/233 branch predict, interrupt) .. Conditional branching 712/234

2 712/216

...Branch prediction 712/239History table 712/240 2 712/244 (2 OR, 0 XR) Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING CONTROL 712/220 .Branching (e.g., delayed branch, loop control, 712/233 branch predict, interrupt) .. Exeception processing (e.g., interrupts and 712/244 traps) (0 OR, 2 XR) 2 712/245 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING CONTROL 712/220 712/245 .Processing sequence control (i.e., microsequencing) 2 712/42 (0 OR, 2 XR)Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** PROCESSING ARCHITECTURE 712/1 712/32 .Microprocessor or multichip or multimodule processor having sequential program control .. Operation 712/42 (1 OR, 1 XR) 2 712/6 Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION **PROCESSING** 712/1 PROCESSING ARCHITECTURE .Vector processor 712/2 .. Controlling access to external vector data 712/6 (1 OR, 1 XR) 2 714/2 Class 714: ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING 714/100 .Reliability and availability 714/1 ..Fault recovery 714/2

2 714/35 (1 OR, 1 XR) Class 714: ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY 714/100 DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING 714/1 .Reliability and availability .. Fault locating (i.e., diagnosis or testing) 714/25 714/32 ...Particular stimulus creation 714/35Substituted or added instruction (e.g., code instrumenting, breakpoint instruction) 2 714/710 (1 OR, 1 XR)Class 714: ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY PULSE OR DATA ERROR HANDLING 714/699 .Replacement of memory spare location, portion, 714/710 or segment 2 714/8 (1 OR, 1 XR) Class 714: ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING 714/100 714/1 .Reliability and availability ..Fault recovery 714/2 ...By masking or reconfiguration 714/3Of memory or peripheral subsystem 714/5Isolating failed storage location (e.g., 714/8 sector remapping)